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Abstract. Verification of component-based systems still suffers from limitations such as state space explosion since
a large number of different components may interact in an heterogeneous environment. These limitations entail the
need for complementary verification methods such as runtime verification based on dynamic analysis and apt to
scalability.
In this paper, we integrate runtime verification into the BIP (Behavior, Interaction and Priority) framework. BIP is
a powerful and expressive component-based framework for the formal construction of heterogeneous systems. Our
method augments BIP systems with monitors to check specifications at runtime. This method has been implemented
in RV-BIP, a prototype tool that we used to validate the whole approach on a robotic application.
1 Introduction
Component-based Systems. A component-based approach consists in building complex systems by compos-
ing components (building blocks). This confers numerous advantages (e.g., productivity, incremental con-
struction, compositionality) that allow one to deal with complexity in the construction phase. Component-
based systems (CBS) are desirable because they allow reuse of sub-systems as well as their incremental
modification without requiring global changes. The development of CBS requires methods and tools sup-
porting a concept of architecture which characterizes the coordination between components. An architecture
structures a system and involves components and relationships between the externally visible properties of
those components. The global behavior of a system can, in principle, be inferred from the behavior of its
components and its architecture. Component-based design is based on the separation between coordination
and computation. Systems are built from units executing sequential code insulated from concurrent execu-
tion issues. The isolation of coordination mechanisms allows a global treatment and analysis on coordination
constraints between components even if local computations on components are not visible (i.e., components
are “black boxes”).
BIP (Behavior Interaction Priority). BIP is a general framework supporting rigorous design. BIP uses a
dedicated language and an associated toolset supporting the design flow. The BIP language allows building
complex systems by coordinating the behavior of a set of atomic components. Behavior is described with
Labelled Transition Systems (LTS) extended with data and functions written in C. The description of coor-
dination between components is layered. The first layer describes the interactions between components. The
second layer describes dynamic priorities between the interactions and is used also to express scheduling
policies. The combination of interactions and priorities characterizes the overall architecture of a system
and confers strong expressiveness that cannot be matched by other existing formalism dedicated to CBS [1].
Moreover, BIP has a rigorous operational semantics: the behavior of a composite component is formally de-
scribed as the composition of the behaviors of its atomic components. This allows a direct relation between
the underlying semantic model and its implementation.
Runtime verification (monitoring). Runtime Verification (RV) [2–4] is an effective technique to ensure, at
runtime, that a system respects or meets a desirable behavior. It can be used in numerous application do-
mains, and more particularly when integrating together unreliable software components. In RV, a run of the
system under scrutiny is analyzed incrementally using a decision procedure: a monitor. This monitor may
be generated from a user-provided high level specification (e.g., a temporal formula, an automaton). This
monitor aims to detect violation or satisfaction w.r.t. the given specification. Generally, it is a state machine
processing an execution sequence (step by step) of the monitored program, and producing a sequence of ver-
dicts (truth-values taken from a truth-domain) indicating specification fulfillment or violation. Recently [4]
a new framework has been introduced for runtime verification. This expressive framework, leveraged by a
finite-trace semantics (initially proposed in [3]) and an expressive truth-domain, allows to monitor all spec-
ifications expressing a linear temporal behavior. For a monitor to be able to observe runs of the system,
the system should be instrumented in such a way that at runtime, the program sends relevant events that
are consumed by the monitor. Usually, one of the main challenges when designing an RV framework is its
performance. That is, adding a monitor in the system should not deteriorate executions of the initial system
time and memory wise.
Motivations for using monitoring to validate component-based systems. As is the case with monolithic
systems, monitoring is a complementary technique to validate the behavior of component-based systems.
Monitoring has several advantages when compared to static validation techniques. Compared to static anal-
ysis, monitoring allows to check more expressive behavioral specifications. Moreover, monitoring does not
rely on abstracting or over-approximating the state-space, and thus does not produce false positives. Com-
pared to model-checking, monitoring is less sensitive to the state-explosion problem which is rapidly oc-
curring when composing the behavior of several components. Compared to compositional verification tech-
niques, monitoring remains applicable for BIP component-based systems (where external functions can be
called). Regarding BIP systems, classical model-checking techniques rapidly become unusable because of
the state-explosion problem. Consequently, the currently available verification techniques are based on com-
positional/incremental verification. However, in the BIP framework, compositional verification is currently
limited to the verification of safety properties, and, more expressive properties such as liveness properties
remain out of the scope. In Section 7.1, we provide a more detailed comparison with static-verification
techniques.
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Challenges in monitoring component-based systems and BIP systems. Contrarily to monolithic systems
(written for instance in Java), component-based systems are not endowed with an automatic and effective
instrumentation technique. An automatic instrumentation technique allows the programmer to only indicate
points of observation (in a more or less abstract fashion) and automatically adds observation code at relevant
places in the original program. An effective instrumentation techniques ensures that the performance of
the instrumented program is close to the performance of the original program. Such an instrumentation
technique is required when designing or implementing a runtime verification framework for a target system-
domain. Consequently, we should design an instrumentation technique that should enjoy several features.
As is the case with monolithic system, we require an automatic and efficient instrumentation technique.
Moreover, we require a high-level of confidence on its correctness. The instrumentation technique should
not alter the behavior of the initial system. Existing RV frameworks attempt to preserve the behavior of the
system by performing only observations. For instance, using aspect-oriented programming, the used aspects
only pick-up events without modifying the control-flow of the original program. However, in the context of
component-based systems, such a desirable correctness property is harder to obtain. Indeed, to monitor a
component-based system, one needs to add the monitor as a new component, which is allowed to observe
the system by adding interactions. Such interactions should be inserted carefully because they could not
only modify the existing interactions but also modify the internal behaviors of existing components. Finally,
we aim at providing a method that can be used in critical systems and thus require a high-level of confidence
on the proposed instrumentation technique. Consequently, the designed instrumentation technique should
be defined formally and its correctness formally proved.
Our approach (informal view). Let us depict a high-level view of our approach. On the one hand, we
consider an initial component-based system C = (B1, . . . , Bn) built over existing atomic components
B1, . . . , Bn. The atomic components are designed independently regarding their data and their behavior but
they can interact and synchronize at runtime. We assume a global clock operating on C in such a way that,
at each execution step, each atomic component can perform one action independently. When components
are interacting together, we assume this communication to be reliable and do not consider any issue regard-
ing privacy or security. On the other hand, a property ϕ specifies the desired runtime behavior of C. The
property ϕ is associated to an abstract decision procedure (a monitor)Mϕ which is generated using standard
monitor synthesis techniques. Verdicts over the behavior are based on an expressive truth-domain as in [4].
Verdicts can indicate current satisfaction and violation, or, definitive satisfaction or violation (in which case
no monitoring is needed).
We shall transform C into a new component-based system C ′ = (B′1, . . . , B
′
n,M
′
ϕ). C contains a mon-
itorM ′ϕ as a component generated fromMϕ. Atomic components are instrumented (Bi transformed to B
′
i)
to interact withM ′ϕ. Moreover, we require some behavioral equivalence between the initial and transformed
systems. This behavioral equivalence states that, up to some behavioral equivalence relation, not only the
sets of possible behaviors in the initial and transformed system are equivalent, but, in addition, if the initial
system produces any execution, then the transformed system produces an equivalent execution. At runtime,
the component monitor M ′ϕ observes the relevant pieces of information in B
′
1, . . . , B
′
n and emits verdicts
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according to the satisfaction or violation of ϕ. The amount of information observed in the components
B′1, . . . , B
′
n is kept minimal so as to minimize the overhead induced by the monitoring process.
Contributions. We introduce a complementary validation technique for CBS in general and BIP systems in
particular. More precisely, the contributions of this paper are as follows:
1. To propose a minimal formal introduction to BIP systems providing a framework for rigorous design of
CBS.
2. To extend the BIP framework by integrating an expressive RV framework previously introduced in [4].
We extend this framework for CBS by proposing a formal instrumentation technique that allows to
observe the relevant parts in the behavior of a BIP system. This instrumentation technique is formally
defined, proved sound and complete, and leverages the formal semantics of BIP.
Given a specification, our method uniformly integrates a monitor as an additional component in a BIP
system that is able to runtime check the satisfaction or violation of the specification.
3. To propose an implementation of the RV framework, RV-BIP, allowing to automatically instrument BIP
systems from the description of an abstract monitor. Thanks to the code generator of BIP, the generated
self-monitoring system can be directly translated into an actual C module embedded in the global system
whose behavior is checked at runtime against the specification.
4. To evaluate and validate the relevance of the whole approach on a real-world application.
This paper extends a previous contribution [5] that appeared in the 9th International Conference on Software
Engineering and Formal Methods, with the following additional contributions:
– to propose a more complete and improved introduction to the BIP framework;
– to propose a detailed and rigorous proof of the correctness of the approach proposed in this paper;
– to improve the presentation and editorial quality of the previous paper by (i) formalizing some concepts
that remained informal in the conference version, (ii) providing more detailed explanations in each
section, (iii) correcting typos, (iv) and illustrating the concepts with additional examples;
– to propose additional experiments on our case study;
– to propose a deeper study of related work.
Paper Organization. The paper is structured as follows. Section 2 introduces the preliminary concepts
needed in this paper. In Section 3 we give a minimal introduction to the BIP framework. Section 4 defines
an abstract RV framework for CBS described in BIP. Section 5 shows how the abstract RV framework is
implemented for BIP systems. Section 6 describes RV-BIP, an implementation used to evaluate our method
on a robot application. Section 7 is dedicated to related work. Section 8 raises some concluding remarks
and open perspectives. Finally, to keep our RV framework for CBS intuitive, some proofs and proof-specific
definitions are omitted in Section 5, complete proofs are given in Appendix A.
2 Preliminaries and Notations
We introduce some preliminary concepts and notation.
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Functions and partial functions. For two domains of elements E and F , we note [E → F ] (resp. [E ⇁ F ])
the set of functions (resp. partial functions) from E to F . When elements of E depend on the elements of
F , we note {e ∈ E}f∈F ′ , where F
′ ⊆ F , for {e ∈ E | f ∈ F ′} or {e}f∈F ′ when clear from context.
For two functions v ∈ [X → Y ] and v′ ∈ [X ′ → Y ′], the substitution function noted v/v′, where v/v′ ∈
[X ∪X ′ → Y ∪ Y ′], is defined as follows:
v/v′(x) =
{
v′(x) if x ∈ X ′,
v(x) otherwise.
A predicate over some domain E is a function in the set [E → {true, false}] where true and false are
the usual Boolean constants. Given, some predicate p over some domain E and some element e ∈ E, we
abbreviate p(e) = true (resp. p(e) = false) by p(e) (resp. ¬p(e)). Given some sets of functions [X1 →
Y1], . . . , [Xn → Yn], the set of consistent merges of these functions, denoted
⊎{
[X1 → Y1], . . . , [Xn →
Yn]
}
is defined as:
⊎{
[X1 → Y1], . . . , [Xn → Yn]
}
def
=
{
f ∈
[ n⋃
i=1
Xi →
n⋃
i=1
Yi
]
| ∀i ∈ [1, n] : x ∈ Xi ⇒ f(x) ∈ Yi
}
.
That is, the set of consistent merges is the set of functions from the union of domains (
⋃n
i=1Xi) to the union
of co-domains (
⋃n
i=1 Yi) where only consistent data bindings are allowed.
Pattern-matching. We shall use the mechanism of pattern-matching to define some functions more con-
cisely. We recall an intuitive definition for the sake of completeness. Evaluating the expression:
match expression with
| pattern 1→ expression 1
| pattern 2→ expression 2
. . .
| pattern n→ expression n
consists in comparing successively expressionwith the patterns pattern 1, . . . , pattern n in order.
When a pattern pattern i fits expression, then the associated expression i is returned.
Sequences. Given a set of elements E, a sequence or a list of length n over E is denoted e1 · e2 · · · en
where ∀i ∈ [1, n] : ei ∈ E. When elements of a sequence are assignments, the sequence is delimited
by square brackets e.g., [x1 := expr1 ; . . . ;xn := exprn ]. Concatenation of assignments or sequences of
assignments is denoted by “; ”. The empty sequence of assignments is noted [ ]. Assignments in a sequence
are executed according to their order in the list (beginning with the first elements).5 The set of all sequences
overE is notedE∗. We shall use regular expressions to concisely denote sets of sequences overE. A regular
expression overE defines a set of sequences overE. Given two regular expressions re1 , re2 overE, re1 ·re2
(resp. re1 + re2 ) is a regular expression and denotes the set {s1 · s2 | s1 ∈ re1 ∧ s2 ∈ re2} (resp. re1 ∪ re2 ).
5 Consequently, it does not forbid to have several assignments to a variable in such sequences. In such a case, the last assignment
to this variable determines the final value of the variable.
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Transition Systems. In the following, Labelled Transition System (LTS) are used to define the semantics of
BIP systems. LTSs defined over an alphabet Σ is a 3-tuple (Lab,Loc,Trans) where Lab is a set of labels,
Loc is a non-empty set of locations. Trans ⊆ Loc × Lab × Loc is the transition relation. A transition
(l, e, l′) ∈ Trans means that the LTS can move from location l to location l′ by consuming label e. We
abbreviate (l, e, l′) ∈ Trans by l
e
→Trans l
′ or by l
e
→ l′ when clear from context. Moreover, l
e
→ is a short
for ∃l′ ∈ Loc : l
s
→ l′.
Monolithic/Component-based vs Centralised/Distributed Systems. As a last preliminary notion, we stress
the importance of the difference between two classifications of systems. First, systems are categorized as
monolithic (vs component-based) when they are designed as a single entity (resp. an association of several
entities). Second, systems are categorized as centralised (vs distributed) when they execute on a single
computation unit (vs multiple computation units). Consequently, we should stress that this paper does not
target runtime verification of distributed systems (cf. [6, 7]). Note also, that from a component-based system,
one can generate a distributed implementation (cf. [8]) or a centralised implementation (cf. [9]) by first
transforming the component-based system into an equivalent monolithic system.
3 BIP - Behavior Interaction Priority
In this section we recall the necessary concepts of the BIP framework [10]. BIP is a component-based
framework for constructing systems by superposing three layers of modeling: Behavior, Interaction, and
Priority. The behavior layer consists of a set of atomic components represented by transition systems. The
interaction layer models the collaboration between components. Interactions are described using sets of
ports and connectors between them [11]. The priority layer is used to enforce scheduling policies applied to
the interaction layer, given by a strict partial order on interactions.
3.1 Component-based Construction
BIP offers primitives and constructs for modeling and composing complex behaviors from atomic com-
ponents. Atomic components are Labeled Transition Systems (LTS) extended with C functions and data.
Transitions are labeled with sets of communication ports. Composite components are obtained from atomic
components by specifying connectors and priorities.
Atomic Components. An atomic component is endowed with a finite set of local variablesX taking values
in a domain Data. Atomic components synchronize and exchange data with other components through the
notion of port.
Definition 1 (Port). A port p[xp], where xp ⊆ X , is defined by a port identifier p and some data variables
in a set xp (referred as the support set).
Definition 2 (Atomic component). An atomic component B is defined as a tuple (P,L,
T,X, {gτ}τ∈T , {fτ}τ∈T ), where:
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print(x)
l1
l2
x
x := rand()
p1
p2
p2
p1
Fig. 1. An atomic component in BIP
– (P,L, T ) is an LTS over a set of ports P . L is a set of control locations and T ⊆ L× P × L is a set of
transitions.
– X is a set of variables.
– For each transition τ ∈ T :
• gτ is a Boolean condition over X: the guard of τ ,
• fτ ∈ {x := f
x(X) | x ∈ X}∗: the computation step of τ , a list of statements.
For τ = (l, p, l′) ∈ T a transition of the internal LTS, l (resp. l′) is referred as the source (resp. destination)
location and p is a port through which an interaction with another component can take place. Moreover, a
transition τ = (l, p, l′) ∈ T in the internal LTS involves a transition in the atomic component of the form
(l, p, gτ , fτ , l
′) which can be executed only if the guard gτ evaluates to true, and fτ is a computation step:
a set of assignments to local variables in X .
In the rest of this article, we use the dot notation to denote the elements of atomic components, e.g.,B.P
denotes the set of ports of the atomic component B, B.L denotes its set of locations, etc.
Example 1 (Atomic component). Figure 1 shows an example of an atomic component with a variable x, two
ports p1 and p2 with support set {x}, and two control locations l1, l2. At location l1, the transition labelled
by port p1 is possible (the guard evaluates to true by default). When an interaction through p1 takes place,
a random value is assigned to the variable x through the assignment x := rand(). From the control location
l2, the transition labelled by the port p2 is possible, the variable x is not modified, and the value of x is
printed and exported through p2.
Semantics of Atomic Components. The semantics of an atomic component is an LTS over configurations
and ports, formally defined as follows:
Definition 3 (Semantics of Atomic Components). The semantics of the atomic component
(P,L, T,X, {gτ}τ∈T , {fτ}τ∈T ) is an LTS (P,Q, T0) such that
– Q = L× [X → Data]× (P ∪ {null}),
– T0 = {((l
′, v′, p′), p(vp), (l, v, p)) ∈ Q × P × Q | ∃τ = (l
′, p[xp], l) ∈ T : gτ (v
′) ∧ v = fτ (v
′/vp)},
where vp ∈ [xp → Data].
A configuration is a triple (l, v, p) ∈ Q where l ∈ L is a control location, v ∈ [X → Data] is a valuation
of the variables inX , and p ∈ P is the port labelling the last-executed transition or null when no transition
7
✉ ✉ ✉ ✉
s r1 r2 r3
N
✉ ✉ ✉
s r1 r2 r3
Rendezvous Broadcast
Fig. 2. Connectors in BIP
has been executed. The evolution of configurations (l′, v′, p′)
p(vp)
→ (l, v, p), where vp is a valuation of
the variables xp attached to the port p, is possible if there exists a transition (l
′, p[xp], gτ , fτ , l), such that
gτ (v
′) = true. As a result, the valuation v′ of variables is modified to v = fτ (v
′/vp).
Creating composite components. Assuming some available atomic components B1, . . . , Bn, we show
how to connect the components in the set {Bi}i∈I with I ⊆ [1, n] using a connector.
A connector γ is used to specify possible interactions, i.e., the sets of ports that have to be jointly
executed. Two types of ports (synchron, trigger) are defined, in order to specify the feasible interactions of
a connector. A trigger port is active: the port can initiate an interaction without synchronizing with other
ports. A trigger port is graphically represented by a triangle. A synchron port is passive: the port needs
synchronization with other ports for initiating an interaction. A synchron port is graphically represented by
a circle. A feasible interaction of a connector is a subset of its ports such that either it contains some trigger,
or it is maximal. Figure 2 shows two connectors: Rendezvous (only the maximal interaction {s, r1, r2, r3, r4}
is possible), Broadcast (all the interactions containing the trigger port s are possible). Formally, a connector
is defined as follows:
Definition 4 (Connector). A connector γ is a tuple (Pγ , t, G, F ), where:
– Pγ = {pi[xi] | pi ∈ Bi.P}i∈I such that ∀i ∈ I : Pγ ∩Bi.P = {pi};
– t ∈ [Pγ → {true, false}] such that t(p) = true if p is trigger (and t(p) = false if p is synchron);
– G is a Boolean expression over the set of variables ∪i∈I xi (the guard);
– F is an update function defined over the set of variables ∪i∈I xi.
Pγ is the set of connected ports called the support set of γ. The ports in Pγ are tagged using function t
indicating whether they are trigger or synchron. Moreover, for each i ∈ I , xi is a set of variables associated
to the port pi.
A communication between the atomic components of {Bi}i∈I through a connector (Pγ , t, G, F ) is
defined using the notion of interaction:
Definition 5 (Interaction). A set of ports a = {pj}j∈J ⊆ Pγ for some J ⊆ I is an interaction of γ if one
of the following conditions holds:
1. there exists j ∈ J such that pj is trigger;
2. for all j ∈ J , pj is synchron and {pj}j∈J = Pγ .
An interaction a has a guard and two functions Ga, Fa, respectively obtained by projecting G and F on the
variables of the ports involved in a. We denote by I(γ) the set of interactions of γ. Synchronization through
an interaction involves two steps. First, the guard Ga is evaluated, then the update function Fa is applied.
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Definition 6 (Composite Component). A composite component is defined from a set of available atomic
components {Bi}i∈I and a set of connectors Γ . The connection of the components in {Bi}i∈I using the set
Γ of connectors is denoted Γ ({Bi}i∈I).
Note that a composite component obtained by composition of a set of atomic components can be composed
with other components in a hierarchical and incremental fashion using the same operational semantics.
Definition 7 (Semantics of Composite Components). A state q of a composite component
Γ ({B1, . . . , Bn}), where Γ connects the Bi’s for i ∈ [1, n], is an n-tuple q = (q1, . . . , qn) where
qi = (li, vi) is a state of Bi. Thus, the semantics of Γ ({B1, . . . , Bn}) is precisely defined as a transition
system (Q,A,−→), where:
– Q = B1.Q× . . .×Bn.Q,
– A = ∪γ∈Γ {a ∈ I(γ)} is the set of all possible interactions,
– −→ is the least set of transitions satisfying the following rule:
∃γ ∈ Γ : γ = (Pγ , t, G, F ) ∃a ∈ I(γ) Ga(v(X))
∀i ∈ I : qi
pi(vi)
−→ i q
′
i ∧ vi = Fai(v(X)) ∀i 6∈ I : qi = q
′
i
(q1, . . . , qn)
a
−→ (q′1, . . . , q
′
n)
where a = {pi}i∈I , X is the set of variables attached to the ports of a, v is the global valuation of
variables, and Fai is the partial function derived from F restricted to the variable associated to pi.
The meaning of the above rule is the following: if there exists an interaction a such that all its ports are en-
abled in the current state and its guard (Ga(v(X))) evaluates to true, then the interaction can be fired. When
a is fired, not-involved components remain in the same state and involved components evolve according to
the interaction.
Notice that several distinct interactions can be enabled at the same time, thus introducing non-
determinism in the product behavior. One can add priorities to reduce non-determinism. In this case, one of
the interactions with the highest priority is chosen non-deterministically.6
Definition 8 (Priority). Let C = (Q,A,−→) be the behavior of the composite component
Γ ({B1, . . . , Bn}). A priority model π is a strict partial order on the set of interactions A. Given a pri-
ority model π, we abbreviate (a, a′) ∈ π by a ≺pi a
′ or a ≺ a′ when clear from the context. Adding the
priority model π over Γ ({B1, . . . , Bn}) defines a new composite component π
(
Γ ({B1, . . . , Bn})
)
noted
π(C) and whose behavior is defined by (Q,A,−→pi), where −→pi is the least set of transitions satisfying
the following rule:
q
a
−→ q′ ¬
(
∃a′ ∈ A, ∃q′′ ∈ Q : a ≺ a′ ∧ q
a′
−→ q′′
)
q
a
−→pi q
′
6 The BIP engine implementing this semantics chooses one interaction at random, when faced with several enabled interactions.
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failreset
counter := counter +1;
finish
fail
start
counter := 0
Start2
Start1 Start2
l0
l3
l0
l3
Task1 Task2
l1
l2
l1
l2
TasksControlled
Controller
l0 l1
Start1<
Fig. 3. A composite component in BIP
An interaction a is enabled in π(C) whenever a is enabled in C and a is maximal according to π among the
active interactions in C.
We adapt the notion of maximal progress to BIP systems. In BIP, the maximal progress property is
expressed at the level of connectors. For a given connector γ, if one interaction a ∈ I(γ) is contained in
another interaction a′ ∈ I(γ), then the latter has a higher priority, unless there exists an explicit priority
stating the contrary. Maximal progress is enforced by the BIP engine.
Definition 9 (Maximal Progress). Given a connector γ and a priority model π, ∀a, a′ ∈ I(γ): (a ⊂
a′) ∧ (a′ ≺ a /∈ π)⇒ a ≺ a′.
Finally, we consider systems defined as a parallel composition of components together with an initial state.
Definition 10 (System). A BIP system S is a pair (B, Init) where B is a component and Init ∈ B1.L ×
. . .×Bn.L is the initial state of B.
For the sake of simpler notation, Init designates both the initial state of the system at the syntax level and
the initial state of the underlying LTS.
Example 2 (Composite component). Figure 3 shows an example of a composite component that consists of
three atomic components (Task1 , Task2 , and Controller ). The Controller component is composed of a set
of ports {start ,finish, fail}, a set of locations L = {l0, l1}, a variable counter initialized to 0, and a set of
transitions containing:
– (l0, start, true, [counter:=counter+1], l1): from location l0, the start port is enabled, the guard is true,
when the transition is executed the component goes to location l1 and the variable counter is incre-
mented,
– (l1,finish, true, [ ], l0): from location l1, the finish port is enabled, the guard is true, when the transition
is executed the component goes to location l0 and no assignment is executed,
– (l1, fail , true, [ ], l0): from location l1, the fail port is enabled, the guard is true, when the transition is
executed the component goes to location l0 and no assignment is executed.
The two tasks have an identical model. A task is composed of a set of locations {l0 , l1 , l2 , l3}, a set of ports
{start , exec,finish, fail , reset} and a set of transitions containing:
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– (l0, start, true, [ ], l1): from location l0, the start port is enabled, the guard is true, when the transition
is executed the component goes to location l1 and no assignment is executed,
– (l1, exec, true, [ ], l2): from location l1, the exec port is enabled, the guard is true, when the transition
is executed the component goes to location l2 and no assignment is executed,
– (l2,finish, true, [ ], l0): from location l2, the finish port is enabled, the guard is true, when the transition
is executed the component goes back to location l0 and no assignment is executed,
– (l2, fail , true, [ ], l3): from location l2, the fail port is enabled, the guard is true, when the transition is
executed the component goes to location l3 and no assignment is executed,
– (l3, reset , true, [ ], l0): from location l3, the reset port is enabled, the guard is true, when the transition
is executed the component goes back to location l0 and no assignment is executed.
Task1 and Task2 must synchronize with Controller to start/finish execution or to notify execution failure.
Each Taski synchronizes with the controller using three connectors:
– ({Taski .start ,Controller .start}, {(Taski .start , false),Controller .start , false)}, true, [ ]),
– ({Taski .finish,Controller .finish}, {(Taski .finish, false), (Controller .finish, false)}, true, [ ]),
– ({Taski .fail ,Controller .fail}, {(Taski .fail , false), (Controller .fail , false)}, true, [ ]).
For priorities, we consider that a task always has priority to start. This can be modeled easily in
BIP by adding priorities between connectors: the connectors containing the port start always have more
priority than other connectors, that is, all interactions involved in Start1 and Start2 have more prior-
ity than the interactions involved in other connectors, for example, {Task1 .start ,Controller .start} ≺
{Task2 .start ,Controller .start}.
The composite component TasksControlled in this example is composed of a set of compo-
nents {Task1 ,Task2 ,Controller} and the connectors described above. The initial state is Init =
(Task1 .l0 ,Controller .l0 ,Task2 .l0 ), following Definition 10, the system is (TasksControlled , Init).
4 An RV Framework for Component-Based Systems
We adapt classical RV frameworks dedicated to monitoring of sequential monolithic programs to CBS in
general, and, to BIP systems in particular. We consider B = π(Γ ({B1, . . . , Bn})), i.e., a priority model
π over a composite component Γ ({B1, . . . , Bn}), whose runtime semantics is π(C), defined by an LTS
(Q,A,−→pi) as introduced in Definitions 7 and 8.
4.1 Specifications for Component-Based Systems
For CBS, we consider state-based specifications to express some desired behavior. We do not assume any
particular specification formalism. We require the formalism to express a subset of the possible linear-time
behaviors of CBS. In order to make our approach as general as possible, we only describe the events of the
possible specification language. We also assume the existence of a monitor synthesis algorithm from this
specification formalism (see Section 4.2). For this purpose, the existing solutions (e.g., [12, 13, 4, 14, 15])
provided by the research efforts in RV can be easily adapted.
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We follow a classical approach where events are built over a set of atomic propositions AP . Intuitively,
an atomic proposition is a Boolean expression over the states of the components (e.g., “in the component
B1, the variable x should be positive if in the component B2 the variable y is negative”). More formally, an
event of π(C) is defined as a state formula over the atomic propositions expressed on components involved
in π(C). Let AP denote the set of atomic propositions defined with the following grammar:
Atom ::= component1.var1 == component2.var2 | component.var == val
| component.var ≥ val | component.loc == a location | component.port == a port
component.var ::= x ∈ ∪i∈[1,n]Bi.X
val ::= v ∈ Data
a location ::= s ∈ ∪i∈[1,n]Bi.L
a port ::= p ∈ ∪i∈[1,n]Bi.P
An atomic proposition consists in a comparison of the values of some variables, the current location, or
the port that is on the last executed transition.
Let Σ denote the set of events defined with the following grammar:
Event ::= Event ∨ Event | Event ∧ Event | Event⇒ Event | ¬ Event | Atom
In the remainder of this article, we suppose that all the atomic propositions appearing in the property affect
its truth-value.7 We use Prop : Σ → 2AP for the set of atomic propositions used in an event e ∈ π(C).
More formally, Prop is defined inductively by using the following rules:
Prop(component1.var1 == component2.var2)
def
= {component1.var1 == component2.var2},
Prop(component.var == val)
def
= {component.var == val},
Prop(component.var ≥ val)
def
= {component.var ≥ val},
Prop(component.loc == a location)
def
= {component.loc == a location},
Prop(component.port == a port)
def
= {component.port == a port},
Prop(e1 ∨ e2)
def
= Prop(e1) ∪ Prop(e2),
Prop(e1 ∧ e2)
def
= Prop(e1) ∪ Prop(e2),
Prop(e1 ⇒ e2)
def
= Prop(e1) ∪ Prop(e2),
Prop(¬e)
def
= Prop(e).
For ap ∈ Prop(e), used(ap) is the list of pairs formed by the components and the variables (or locations or
ports) that are used to define ap. The expression used(ap) is defined using a pattern-matching:
used(ap) = match(ap) with
| component1.var1 == component2.var2 → (component1, var1) · (component2, var2)
| component.var == val→ (component, var)
| component.var ≥ val→ (component, var)
| component.loc == a location→ (component, loc)
| component.port == a port→ (component, port)
7 Otherwise, some simplification of the specification shall be performed beforehand. For instance, such simplification should rule
out events of the form a ∨ ¬a where a ∈ Atom.
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Example 3 (Atomic propositions, events). Suppose we want to monitor the execution ordering of the tasks
involved in the composite component introduced in Example 2. Note that such kind of properties is very
difficult to enforce with priorities. To verify such properties, we can observe the execution of the transi-
tions involving the start ports of the two components. The set of atomic propositions of such a property is
{Task1 .port == start,Task2 .port == start}. The set of events is equal to the set of atomic propositions.
Moreover, we have used(Task1 .port == start) = (Task1 , port) and used(Task2 .port == start) =
(Task2 , port).
4.2 Verification Monitors
A monitor is a procedure that consumes events fed by a BIP system and producing an appraisal on the
sequence of events read so far. We follow a general approach in which verification monitors are deterministic
finite-state machines that produce a sequence of truth-values (a sequence of verdicts) in an expressive 4-
valued truth-domain B4
def
= {⊥,⊥c,⊤c,⊤}, as introduced in [3] and used in [4]. B4 consists of the possible
evaluations of a sequence of events and its possible futures relatively to the specification used to generate
the monitor:
– The truth-value ⊤c (resp. ⊥c) denotes “currently true” (resp. “currently false”) and expresses the satis-
faction (resp. violation) of the specification “if the system execution stops here”.
– The truth-value ⊤ (resp. ⊥) is a definitive verdict denoting the satisfaction (resp. violation) of the spec-
ification: the monitor can be stopped.
Remark 1 (Other verdict domains and monitorable properties). As demonstrated in [4], several more re-
stricted verdict domains can be derived from B4 so as to fit a given specification language. The set of ver-
dicts (used for monitoring) determines the so called monitorable properties (cf. [16]). Using the four-valued
domain B4 allows to monitor any linear-time specification over finite executions, as demonstrated in [17].
Using a less expressive verdict domain such as B3 (defined in [18]) is also possible up to a restriction on
the monitorable properties (cf. [18, 17]). In this paper, we present the monitoring framework with the most
general verdict domain B4 and thus do not consider any restriction on the set of monitorable properties.
See [4, 17] for more details.
We define the notion of monitor for a specification defined relatively to a set of events Σ expressed on a
composite component. Monitors are deterministic Moore (finite-state) machines emitting a verdict on each
state.
Definition 11 (Monitor). A monitor A is a tuple (ΘA, θA
init
, Σ,−→A,B4, ver
A). The finite set ΘA denotes
the control states and θA
init
∈ ΘA is the initial state. The complete function −→A: Θ
A × Σ → ΘA is
the transition function. In the following we abbreviate −→A (θ, a) = θ
′ by θ
a
−→A θ
′. The function
verA : ΘA → B4 is an output function, producing verdicts (i.e., truth-values) in B4 from control states.
Such monitors are independent from any specification formalism used to generate them and are able to
check any specification expressing a linear temporal specification [4]. Intuitively, runtime verification of
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θ0 θ1
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¬(e1 ∨ e2)¬(e1 ∨ e2)
Fig. 4. The monitor Aalt for the alternation of task executions
a specification with such monitors works as follows. An execution sequence is processed in a lock-step
manner. On each received event, the monitor produces an appraisal on the sequence read so far. For a formal
presentation of the semantics of the monitor and a formal definition of sequence checking, we refer to [4].
Example 4 (Monitor). Let us write a monitor Aalt to runtime verify the behavior of the compos-
ite component introduced in Example 2. The considered property states that the execution of Task1
and Task2 should alternate strictly, starting with Task2 . The monitor Aalt is defined by the 5-tuple
(ΘAalt , θAaltinit , Σ
Aalt ,−→Aalt ,B4, ver
Aalt ). A graphical representation ofAalt is depicted in Fig. 4. The set of
states is ΘAalt = {θ0, θ1, θ2}. The initial state is θ
Aalt
init = θ0. The set of events is Σ
Aalt = {Task1 .port ==
start,Task2 .port == start} with e1
def
= Task1 .port == start and e2
def
= Task2 .port == start. The set
of transitions is−→Aalt= {(θ0, e1, θ2), (θ0, e2, θ1), (θ0,¬(e1∨ e2), θ0), (θ1, e1, θ0), (θ1, e2, θ2), (θ1,¬(e1∨
e2), θ1), (θ2, true, θ2)}. Only two verdicts from B4 are needed to monitor this property:⊤c and⊥. The ver-
dicts associated to states through the verdict function are as follows: verAalt (θ0) = ver
Aalt (θ1) = ⊤c and
verAalt (θ2) = ⊥, i.e., the property is “currently true” when the monitor is in states θ0 and θ1 and (definitely)
false when Aalt is in θ2.
In the remainder, we consider a monitor A = (ΘA, θA
init
, Σ,−→A,B4, ver
A).
4.3 Runs and Traces of BIP Systems
Runtime monitors observe the evolving state of the system by processing a so-called run of the system.
Intuitively, a run is the sequence of all states reached by a BIP system during its execution. However, when
monitoring a given property of a system, some information related to the current state of a system can be
safely discarded to evaluate the property. In this subsection, we present the notion of run of a CBS, and
how, using the vocabulary of the monitored property, we can discard some information in the run. Such an
abstraction of a run is called a trace.
Runs of BIP systems. Each state q ∈ Q in the LTS of a component can be seen as an environment that maps
variables used in the specification over an alphabet Σ to values. In each atomic component, we introduce
two variables loc and port to represent the current location and the last executed port, respectively. Then,
to construct the universe of possible environments, we build the set of functions that are consistent merges
(using operator
⊎
introduced in Section 2) of the functions from variables to data, from the variable Bi.loc
to Bi.L, from the variable port to Bi.P ∪ null, for each atomic component Bi, i ∈ [1, n].
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Definition 12 (Environments in a component). The universe of possible environments for π(C) is
Env
def
=
⊎{ [
∪i∈[1,n] Bi.X → Data
]
,[
B1.loc → (B1.L)], . . . , [Bn.loc → (Bn.L)
]
,[
B1.port → B1.P ∪ {null}
]
, . . . ,
[
Bn.port → Bn.P ∪ {null}
]}
where Bi.loc and Bi.port are variables containing a location name and a port name for each atomic com-
ponent Bi, respectively. The environment defined by a state q = (q1, . . . , qn), where qi = (li, vi, pi) for each
i ∈ [1, n], is [[q]] ∈ Env such that:
[[q]]
def
= ∪i∈[1,n]
((
∪i∈[1,n] {Bi.loc 7→ li}
)
∪
(
∪xi∈Bi.X {xi 7→ vi}
)
∪
(
∪i∈[1,n] {Bi.port 7→ pi}
))
.
After an interaction bringing the component in a state q, an event e is fired if the state-formula associated
to e holds, noted q  e , i.e., when e evaluates to true in [[q]]. Formally, q satisfies e (denoted by q  e), as
defined by the following rules:
q  (component1.var1 == component2.var2)⇔ [[q]](component1.var1) == [[q]](component2.var2),
q  (component.var == val)⇔ [[q]](component.var) == val,
q  (component.var ≥ val)⇔ [[q]](component.var) ≥ val,
q  (component.loc == a location)⇔ [[q]](component.loc) == a location,
q  (component.port == a port)⇔ [[q]](component.port) == a port,
q  (e1 ∨ e2)⇔ (q  e1) ∨ (q  e2),
q  (e1 ∧ e2)⇔ (q  e1) ∧ (q  e2),
q  (e1 ⇒ e2)⇔ (q  e1)⇒ (q  e2),
q  (¬e)⇔ ¬(q  e).
Note that, after reaching a state of the LTS corresponding to the runtime behavior of a BIP component,
it is always possible to determine whether an event is fired or not by checking whether the corresponding
state-formula holds or not.
Some constraints on the monitors. For the monitor to properly evaluate events in states, we impose two
constraints on their events and transition function, called readiness and determinism. These constraints intu-
itively state that the events labelling the transitions of an abstract monitor are such that exactly one transition
will be fired. This condition is expressed using the Boolean conditions corresponding to the events of the
automaton. The following definition formalizes these properties.
Definition 13 (Readiness and determinism of monitors). The readiness and determinism properties of a
monitor A = (ΘA, θA
init
, Σ,−→A,B4, ver
A) are defined as follows. For θ ∈ ΘA, let events(A, θ) = {e ∈
Σ | θ
e
−→}. Then
∀θ ∈ ΘA, ∀q ∈ Env : q |=
∨
e∈events(A,θ) e (readiness)
∧ ∀e1, e2 ∈ events(A, θ) : e1 6= e2 ⇒ q 6|= e1 ∧ e2 (determinism)
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Readiness means that, in any state, the disjunction of Boolean conditions corresponding to the possible
events evaluates to true. Determinism means that, in any state, each pairwise conjunction of Boolean con-
ditions corresponding to the possible events evaluates to false. Readiness and determinism ensure that in
a given state, exactly one transition is fired when the monitor receives any event. Thus, given a behavior of
the underlying system, only one possible verdict is dictated by the monitor.8
Monitoring a run of a composite component. We present the notion of run of a composite component and
how the run is monitored.
Definition 14 (Run of a composite component). A run of length m of a system (B, Init) whose runtime
semantics is π(C) = (Q,A,−→pi) is the sequence of environments [[q
0]] · [[q1]] · · · [[qm]] such that: q0 = Init ,
and, ∀i ∈ [0,m− 1] : qi ∈ Q ∧ ∃ai ∈ A : q
i ai−→pi q
i+1.
Example 5 (Run of TasksControlled ). Consider the following execution scenario for the composite com-
ponent TasksControlled : Task2 get executed, then Task1 get executed and fails, then Task2 get executed
twice. The desired property (stating that the execution of Task1 and Task2 should alternate strictly, starting
with Task2 ) is thus violated by this execution. This execution yields the run [[q
0]] · [[q1]] · · · [[q11]], where:
[[q0]] = {Task1 .loc = l0 ,Task1 .port = null} ∪ {Controller .loc = l0 ,Controller .port = null}
∪ {Task2 .loc = l0 ,Task2 .port = null}
[[q1]] = {Task1 .loc = l0 ,Task1 .port = null} ∪ {Controller .loc = l1 ,Controller .port = start}
∪ {Task2 .loc = l1 ,Task2 .port = start}
[[q2]] = {Task1 .loc = l0 ,Task1 .port = null} ∪ {Controller .loc = l1 ,Controller .port = start}
∪ {Task2 .loc = l2 ,Task2 .port = exec}
[[q3]] = {Task1 .loc = l0 ,Task1 .port = null} ∪ {Controller .loc = l0 ,Controller .port = finish}
∪ {Task2 .loc = l0 ,Task2 .port = finish}
[[q4]] = {Task1 .loc = l1 ,Task1 .port = start} ∪ {Controller .loc = l1 ,Controller .port = start}
∪ {Task2 .loc = l0 ,Task2 .port = finish}
[[q5]] = {Task1 .loc = l2 ,Task1 .port = exec} ∪ {Controller .loc = l1 ,Controller .port = start}
∪ {Task2 .loc = l0 ,Task2 .port = finish}
[[q6]] = {Task1 .loc = l3 ,Task1 .port = fail} ∪ {Controller .loc = l0 ,Controller .port = fail}
∪ {Task2 .loc = l0 ,Task2 .port = finish}
[[q7]] = {Task1 .loc = l3 ,Task1 .port = fail} ∪ {Controller .loc = l1 ,Controller .port = start}
∪ {Task2 .loc = l1 ,Task2 .port = start}
[[q8]] = {Task1 .loc = l0 ,Task1 .port = reset} ∪ {Controller .loc = l1 ,Controller .port = start}
∪ {Task2 .loc = l1 ,Task2 .port = start}
[[q9]] = {Task1 .loc = l0 ,Task1 .port = reset} ∪ {Controller .loc = l1 ,Controller .port = start}
∪ {Task2 .loc = l2 ,Task2 .port = exec}
8 This is a reasonable and usual hypothesis in runtime verification since one expects to characterize the behavior of an imple-
mentation in a deterministic way. Moreover, these two constraints are easily and naturally ensured by a monitor generation tool
using specification written in a higher-level formalism as input. Finally, note that readiness corresponds to the standard concept
of completeness in automata theory.
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[[q10]] = {Task1 .loc = l0 ,Task1 .port = reset} ∪ {Controller .loc = l0 ,Controller .port = finish}
∪ {Task2 .loc = l0 ,Task2 .port = finish}
[[q11]] = {Task1 .loc = l0 ,Task1 .port = reset} ∪ {Controller .loc = l1 ,Controller .port = start}
∪ {Task2 .loc = l1 ,Task2 .port = start}
Definition 15 (Monitoring a run of a system). The verdict [[A]](q0 · q1 · · · qm) stated by A for a run
[[q0]] · [[q1]] · · · [[qm]] is verA(θm) where ∀i ∈ [0,m− 1] : θi
e
−→A θi+1 and e is the unique event
9 in θi such
that qi+1 |= e, θi ∈ Θ
A and θ0 = θ
A
init
.
Example 6 (Monitoring a run of TasksControlled ). Monitoring the run [[q0]] · [[q1]] · · · [[q11]] of Example 5
with the monitorAalt introduced in Example 4, yields a verdict for each of the prefixes of [[q
0]]·[[q1]] · · · [[q11]].
More precisely, we have ∀i ∈ [0, 10] : [[Aalt ]](q
0 · · · qi) = ⊤c and [[Aalt ]](q
0 · · · q11) = ⊥.
Building a trace from a run. One of the current challenges in RV is to alleviate the performance impact on
the target program. We tackle this challenge by minimizing the information sent to the monitor. Making the
monitor processing the run of the target program directly would yield a prohibitive overhead. Our proposal
is to send to the monitor only a relevant abstraction of the run, called a trace. Intuitively, given a run, the
obtained trace is an abstraction that permits to evaluate the specification as if the run was not abstracted,
filtering many irrelevant events that are guaranteed to be irrelevant for the monitor. Given Spec(Σ), a spec-
ification defined over a vocabulary of events Σ, we design an abstraction function ↓Σα building this minimal
abstraction. We thus define a notion of informativeness of environments built from states. Intuitively, an
environment ρ1 is less informative than an environment ρ2 if it has less variables defined, i.e., ρ1 ⊑ ρ2 if
Dom(ρ1) ⊆ Dom(ρ2) and ∀x ∈ Dom(ρ1) : ρ1(x) = ρ2(x). When monitoring a BIP system our aim will
be to instrument it so that the least informative environment is automatically built. Moreover, according to
property evaluation, monitoring the instrumented system should be equivalent to monitoring the system with
the global state.
Definition 16 (Abstraction function). The abstraction function ↓Σα : Q → Env is the function such that:
∀q ∈ Q, ∀x ∈ Dom([[q]]) :
↓Σα (q)(Bi.x) =

[[q]](Bi.x) if ∃e ∈ Σ, ∃ap ∈ Prop(e) : (Bi, x) ∈ used(ap),undef otherwise.
It turns out that it might become impossible to evaluate some atomic propositions in some abstracted en-
vironment: when an abstraction function “erases” a piece of information needed to evaluate an event e, it
becomes impossible to determine whether a state q satisfies e. Intuitively, the law of excluded middle does
not hold with some environments. More formally:
∀q ∈ Q, ∀e ∈ Σ :
(
∃ap ∈ Prop(e) : (Bi, x) ∈ used(ap) ∧ [[q]](Bi.x) = undef
)
⇒ ¬(q  e) ∧ ¬(q 2 e).
9 This event is unique because of determinism (see Definition 13).
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However, this situation does not arise with the abstraction function defined in Definition 16. Indeed, the
proposed abstraction function preserves event evaluation because it is sound and complete. Soundness states
that the abstracted evaluations are the same as the concrete evaluations. Completeness states that evaluation
of all specification events remains possible: abstraction does not erase the needed information from the
environment. More formally, soundness and completeness are expressed by the following property.
Property 1 (Abstraction preserves event evaluation). The previous abstraction function adheres to the two
following principles:
– soundness: ∀e ∈ Σ, ∀q ∈ Q :
(
↓Σα (q)  e ⇒ q  e
)
∧
(
↓Σα (q) 2 e ⇒ q 2 e
)
,
– completeness: ∀e ∈ Σ, ∀q ∈ Q :
(
q  e ⇒↓Σα (q)  e
)
∧
(
q 2 e ⇒↓Σα (q) 2 e
)
.
Proof. Soundness is a straightforward consequence of the definition of the abstraction function. The proof
of the completeness property is done by induction on the structure of the event.
– Induction basis. Consider an event e ∈ AP .
• Let us treat the case where e is of the form component1.var1 == component2.var2. That is,
used(e) = (component1,var1) · (component2,var2). Moreover, because e ∈ Σ then for all q,
we have: ↓Σα (q)(component1.var1) = [[q]](component1.var1) and ↓
Σ
α (q)(component2.var2) =
[[q]](component2.var2) (see Definition 16). If q  e, it means that [[q]](component1.var1) ==
[[q]](component2.var2), and then ↓
Σ
α (q)(component1.var1) == ↓
Σ
α (q)(component2.var2) which
implies that ↓Σα (q)  e. If q 2 e, it means that [[q]](component1.var1) 6= [[q]](component2.var2).
Consequently, ↓Σα (q)(component1.var1) 6=↓
Σ
α (q)(component2.var2) and then ↓
Σ
α (q) 2 e.
• Let us treat the case where e is of the form component.var == val. That is, used(e) = (com-
ponent,var). Moreover, because e ∈ Σ then for all q, we have: ↓Σα (q)(component.var) =
[[q]](component.var) (see Definition 16). If q  e, it means that [[q]](component.var) == val, and
then ↓Σα (q)(component.var) == val which implies that ↓
Σ
α (q)  e. If q 2 e, it means that
[[q]](component.var) 6= val. Consequently, ↓Σα (q)(component.var) 6= val and then ↓
Σ
α (q) 2 e.
• The same principle can be followed in the cases where e is of the form: component.var ≥ val, or
component.loc == a location, and component.port == a port.
– Induction step. Let us consider two events e1, e2 ∈ Event such that the completeness property holds.
We consider now an event e ∈ Event built on e1 and e2. We distinguish several cases according to how
e is built.
• Let us treat the case where e is of the form e1 ∨ e2. If (q  e) ⇒ (q  e1) ∨ (q  e2). As
Prop(e1) ⊆ Prop(e) and Prop(e2) ⊆ Prop(e), the induction hypothesis gives (↓
Σ
α (q)  e1)∨ (↓
Σ
α
(q)  e2)⇒↓
Σ
α (q)  (e1 ∧ e2). The same principle is applied for the case where q 2 e
• The same principle can be followed in the cases where e is of the form: e1 ∧ e2, e1 ⇔ e2, or ¬e1.
Definition 17 (Trace of a composite component). The trace defined from a run [[q0]] · [[q1]] · · · [[qm]] through
an abstraction function ↓Σα is the sequence of environments defined as ↓
Σ
α (q
0) · ↓Σα (q
1) · · · ↓Σα (q
m).
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Example 7 (Trace of a composite component). From the run [[q0]] · [[q1]] · · · [[q11]] described in Example 5,
through the abstraction function ↓
ΣAact
α , we obtain the trace ↓
ΣAact
α (q0)· ↓
ΣAact
α (q1) · · · ↓
ΣAact
α (q11)
where:
↓
ΣAact
α (q0) = {Task1 .port = null} ∪ {Task2 .port = null},
↓
ΣAact
α (q1) = {Task1 .port = null} ∪ {Task2 .port = start},
↓
ΣAact
α (q2) = {Task1 .port = null} ∪ {Task2 .port = exec},
↓
ΣAact
α (q3) = {Task1 .port = null} ∪ {Task2 .port = finish},
↓
ΣAact
α (q4) = {Task1 .port = start} ∪ {Task2 .port = finish},
↓
ΣAact
α (q5) = {Task1 .port = exec} ∪ {Task2 .port = finish},
↓
ΣAact
α (q6) = {Task1 .port = fail} ∪ {Task2 .port = finish},
↓
ΣAact
α (q7) = {Task1 .port = fail} ∪ {Task2 .port = start},
↓
ΣAact
α (q8) = {Task1 .port = reset} ∪ {Task2 .port = start},
↓
ΣAact
α (q9) = {Task1 .port = reset} ∪ {Task2 .port = exec},
↓
ΣAact
α (q10) = {Task1 .port = reset} ∪ {Task2 .port = finish},
↓
ΣAact
α (q11) = {Task1 .port = reset} ∪ {Task2 .port = start}.
The notion of trace evaluation by a monitor directly follows from the notion of run evaluation. Moreover, the
following theorem, which is a direct consequence of Property 1, states that, for runtime verification, there is
no difference regarding property evaluation to process the trace instead of the run.
Theorem 1 (Trace evaluation vs run evaluation by a monitor). For A defined on Σ, the abstraction
function ↓Σα , and a run [[q
0]] · [[q1]] · · · [[qm]], we have:
[[A]]
(
[[q0]] · [[q1]] · · · [[qm]]
)
= [[A]]
(
↓Σα (q
0) · ↓Σα (q
1) · · · ↓Σα (q
m)
)
.
Proof. By induction on the length of the trace and using Property 1.
In the next section, we will instrument BIP systems in such a way that, given a specification, the minimal
abstraction function (information-wise) is dynamically generated.
5 Verifying the Runtime Behavior of BIP Systems
This section presents how we instrument and integrate an abstract monitor A = (ΘA, θA
init
, Σ,−→A,
B4, ver
A) for some property into a BIP system
(
Γ ({B1, . . . , Bn}), (l
1
0, . . . , l
n
0 )
)
made of a composite
component Γ ({B1, . . . , Bn}), a priority model π where the initial locations of the atomic components
B1, . . . , Bn are l
1
0, . . . , l
n
0 , respectively.
We propose several transformations of the initial BIP system. Our transformations result in a BIP system
where the property is automatically runtime checked against the execution of the system. More precisely,
the work-flow proceeds as follows (see Fig. 5):
1. From the input abstract monitor we extract the list of components and their corresponding variables used
by the monitor (Section 5.1).
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Fig. 5. Overview of the work-flow
2. For each component Bi where i ∈ [1, n], and its corresponding variables extracted from the monitor we
instrument the selected components so as to observe these variables (Section 5.2).
3. From the monitor we generate the corresponding atomic component: the initial monitor is translated in
BIP. This component can receive the state of the underlying system and then process the information to
reach a verdict. Then, we add the generated component to the input composite component (Section 5.3).
4. Finally, we add the new connections between the instrumented atomic components and the monitor in
BIP (Section 5.4).
5.1 Extraction of the Information Needed
The first step is to retrieve from the monitor the set of components and their corresponding variables that
should be monitored. For each selected component, transitions are instrumented to observe the just needed
set of variables. For a specification expressed over Σ(π(Γ ({B1, . . . , Bn}))) and its monitor, comp(Σ ) is
the subset of {Bi | i ∈ [1, n]} corresponding to the set of components that should be monitored. We also
define occur(Σ) to be the subset of {Bi.loc | i ∈ [1, n]} ∪ {Bi.port | i ∈ [1, n]} ∪ ∪i∈[1,n]Bi.X denoting
the set of variables used in the specification. Then from occur(Σ), we sort the variables according to the
component Bi (where Bi ∈ comp(Σ )) that are related to: c v ∈
[
[1, n] → occur(Σ)
]
such that c v(i) is
the set of variables related to component Bi. Formally:
comp(Σ) = {Bi | ∃e ∈ Σ, ∃ap ∈ Prop(e), ∃x ∈ Bi.X : (Bi, x) ∈ used(ap)} (1)
occur(Σ) = {Bi.x | ∃e ∈ Σ, ∃ap ∈ Prop(e) : (Bi, x) ∈ used(ap) ∧ x ∈ Bi.X} (2)
∀i ∈ [1, n] : c v(i) = {B.x ∈ occur(Σ) | B = Bi} (3)
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5.2 Instrumentation of Atomic Components
For a composite component Γ ({B1, . . . , Bn}), we transform each atomic component Bi, i ∈ [1, n], so that
Bi is able to interact with the monitor, if necessary.
Definition 18 (Instrumenting atomic components). Given B = (P,L, T,X, {gτ}τ∈T , {fτ}τ∈T ) such
that B = Bi ∈ {B1, . . . , Bn} for some i ∈ [1, n], we define a new atomic component
Bm =

B if B /∈ comp(Σ )(Pm, Lm, Tm, Xm, {gτ}τ∈Tm , {fτ}τ∈Tm) otherwise
where, (Pm, Lm, Tm, Xm, {gτ}τ∈Tm , {fτ}τ∈Tm) is defined as follows:
– Xm = X ∪ {loc | Bi .loc ∈ c v(i)} ∪ {port | Bi .port ∈ c v(i)} where loc and port are initialized to
li0 and null, respectively;
– Pm = P ∪ {pm[c v(i)]},
– Lm = L ∪ {lτ}τ∈inst(T ), where, inst(T ) is defined as follows:
inst(T ) =

T if {Bi.loc, Bi.port} ∩ c v(i) 6= ∅{τ ∈ T | c v(i) ∩ var(fτ ) 6= ∅} otherwise
where, var(fτ ) = {x ∈ X | x := f
x(X) ∈ fτ};
– Tm = T \ inst(T )∪
⋃
τ∈inst(T ){in(τ), out(τ)}, where, for a given τ = (l, p, gτ , fτ , l
′), we simultane-
ously generate in(τ) and out(τ) as follows:
• in(τ) = (l, p, gτ , fin(τ), lτ ), where,
fin(τ) =


fτ if Bi.loc /∈ c v(i) ∧Bi.port /∈ c v(i)
fτ ; [loc := “l”] if Bi.loc ∈ c v(i) ∧Bi.port /∈ c v(i)
fτ ; [port := “p”] if Bi.loc /∈ c v(i) ∧Bi.port ∈ c v(i)
fτ ; [loc := “l”; port := “p”] if Bi.loc ∈ c v(i) ∧Bi.port ∈ c v(i)
• out(τ) = (lτ , p
m, true, fout(τ), l
′), where fout(τ) = [ ].
We denote Bm = Instrum(B). In Xm, loc and port are variables containing a location name and a port
name respectively. In Pm, pm designates the fresh port created for interacting with the monitor. Finally,
inst(T ) is the set of transitions that should be instrumented: we instrument atomic components whose
variables are needed by the monitor. Tm designates the transitions in the instrumented atomic component.
We instrument the transitions in the corresponding atomic component that are modifying a variable involved
with the monitor. If the state or the port of an atomic component is needed, all transitions are instrumented.
For each transition τ ∈ inst(T ), we add a fresh new transition to interact with the monitor. Transitions are
also instrumented by adding new statements to record the state and the port name, if necessary.
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Fig. 6. Instrumentation of an atomic component
Example 8 (Instrumentation of an atomic component). Figure 6 illustrates the instrumentation of the atomic
component depicted on the left-hand side into the instrumented component on the right-hand side. For
instance, supposing that the state should be monitored, from the transition τ0 = (l0, p1, true, fτ0 , l1) with
fτ0 = [done := 0], we create a new state lτ0 and the transitions in(τ0) = (l0, p1, true, fin, lτ0) with
fin = [done := 0; loc := “l0”; port := “p1”], and out(τ0) = (lτ0 , p1, true, [ ], l1).
5.3 Creating an Atomic Component from a Monitor
We present how an abstract monitor A is transformed into a BIP monitor MA that mimics the behavior of
A. The generated BIP monitor receives events from the monitored system and processes them to produce
the same verdicts as the initial abstract monitor. To do so, we expect monitors to adhere to two properties
that will be used to ensure that the monitored system behave as the initial system.
Transformation of an abstract monitor into a BIP monitor. From an abstract monitor (cf. Definition 11)
given as an XML file, we construct the corresponding atomic component in BIP that interacts with the
instrumented atomic components and produces verdicts following the behavior of the original monitor.
Definition 19 (Building monitors in BIP). From a monitorA = (ΘA, θA
init
, Σ,−→A,B4, ver
A), we define
the corresponding atomic component MA = (P,L, T,X, {gτ}τ∈T , {fτ}τ∈T ) as an atomic component
implementing its behavior:
– X = occur(Σ),
– P = {pm[X], pintern [∅]},
– L = ΘA ∪ {qmi | qi ∈ Θ
A} where each qmi state is a fresh state associated to a qi,
– T = T1 ∪ T2, where
• T1 = {(qi, p
m, true, [ ], qmi) | qi ∈ Θ
A},
• T2 = {(qmi, pintern , a, print(ver
A(q′i)), q
′
i) | qi
a
−→A q
′
i ∧ (qi, p
m, true, [ ], qmi) ∈ T1}.
We noteMA = BuildMon(A) and callMA a BIP monitor. T1 denotes the set of transitions used to interact
with the composite component. T2 is the set of transitions used to display verdicts following the behavior of
the original monitorA. The set of variables of the monitor is the set of variables used in the specification (as
in Section 5.1).
Example 9 (Transforming an abstract monitor into a BIP monitor). Figure 7 illustrates the transformation
of Definition 19. The atomic component in Fig. 7(a) is transformed into the BIP monitor in Fig. 7(b).
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<VerificationMonitor>
<State id="s1" initial="true">
<Transition event="e1" nextState="s1" output="currently true"/>
<Transition event="not e1" nextState="s2" output="false"/>
</State>
<State id="s2">
<Transition event="true" nextState="s2" output="false"/>
</State>
</VerificationMonitor>
(a) Abstract Monitor
print("currently true"); print("false");
print(”false”);
pm
comp1 port
pm
[e1]
pintern
pintern
[not e1]
pintern
[true]
pintern
s1 sm1 s2 sm2
pm
(b) BIP Monitor
Fig. 7. Transforming an abstract monitor into a BIP Monitor.
The following corollary states that if the initial abstract monitor adheres to the readiness and determinism
properties (see Definition 13), then similar properties hold on the guards of the generated monitor.
Corollary 1 (Generating a BIP monitor preserves readiness and determinism). Under the hypothe-
sis that A adheres to readiness and determinism, the BIP monitor MA = BuildMon(A) adheres to the
readiness and determinism properties in the following sense. We transpose the notion of readiness and de-
terminism defined for abstract monitors, for l ∈ L, let guards(MA, l) = {gτ | τ = (l, , )} be the set of
guards of the transitions that can be fired in location l in the BIP monitorMA. We have:
∀l ∈ L, ∀v ∈ [X → Data] :∨
g∈guards(MA,l) g(v) (readiness)
∧ ∀g1, g2 ∈ guards(M
A, l) : g1 6= g2 ⇒ ¬(g1(v) ∧ g2(v)) (determinism)
5.4 Connections
The next step of our transformation is to define the connectors between:
– π(Γ ({Bm1 , . . . , B
m
n })) the composite component consisting of instrumented atomic components where
for i ∈ [1, n]Bmi = Instrum(Bi) (see Definition 18), already connected with a set of connectors Γ with
a priority model π, and
– the BIP monitorMA = BuildMon(A) obtained from an abstract monitor A, (see Definition 19).
This is done by the following transformation that augments the existing set of connectors Γ and the priority
model π.
Definition 20 (Connections). Given MA a BIP monitor and π(Γ ({Bm1 , . . . , B
m
n })) a composite compo-
nent obtained as described above, the monitored composite component is πm(Γm(Bm1 , . . . , B
m
n ,M
A)),
where,
– Γm = Γ ∪ {γ1, γ2} where γ1 = (Pγ1 , tγ1 , true, Fγ1), γ2 = (M
A.pintern , tγ2 , true, ∅), and,
• Pγ1 = {Bi.p
m[Xmi ]}Bi∈comp(Σ) ∪ {M
A.pm};
• tγ1 : Pγ1 → {true, false}, where, ∀Bi ∈ comp(Σ ) tγ1(Bi.p
m) = true and tγ1(M
A.pm) =
false;
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• Fγ1 , the update function, is the identity data transfer from the variables in the ports of the interacting
components Bi (i ∈ [1, n]) to the corresponding variables in the monitor port;
• the type of the port MA.pintern in the connector γ2 is synchron (tγ2(M
A.pintern) = false, that is
one and only one interaction is defined by this connector: γ2, see Definition 5);
– πm = π ∪ {(a, a′) | a ∈ ∪γ∈ΓI(γ) ∧ a
′ ∈ I(γ1) ∪ I(γ2)}.
Connecting the instrumented atomic components and the BIP monitor consists in modifying the set of con-
nectors and the priority model. Two connectors are added: γ1, used by the monitor to retrieve the state of
the system (e.g., the values of some variables), and, γ2 (which is internal), used by the monitor to determine
the verdict and move to a state where the monitor can receive further information from the monitored sys-
tem. The priority model is augmented by giving more priority to the interactions defined by γ1 and γ2 than
those defined by Γ (illustrated in Fig. 5). Modifying the priority model ensures that, after execution of an
interaction by the involved components, the monitor produces a verdict before involving other interactions.
5.5 Summary and Discussion
We end up this section by providing a summary, giving intuition about the correctness of our transformation
and discussing some features about our framework. The complete proof is in Appendix A.
Summary. We propose a 4-stage approach to introduce runtime verification for CBS. Our method directly
integrates an abstract monitor in a CBS. Thanks to the BIP framework, monitoring of a specification can be
taken into account at design time. Moreover, the actual system, automatically generated from the augmented
BIP model, is runtime-checked.
Some intuition about the correctness. The correctness proof is omitted for the sake of readability and can be
found in Appendix A. We prefer here to give some intuition. The correctness relies on the following informal
arguments. Our transformations do not modify the data nor the behavior induced by the initial interactions.
No deadlock is introduced because the synthesized BIP monitor is always ready to receive events from the
instrumented components. Finally, the priorities introduced when connecting the instrumented components
to the BIP monitor (Section 5.4) guarantee that the monitor always receives fresh data, i.e., the latest system
state.
Remark 2 (About the initial state). In this section, we have not detailed how the monitor retrieves the initial
state of the system. Actually, for each atomic component, the initial state is modified so as to add a transition
labelled with the port pm, synchronized with the monitor, so as to evaluate the initial state of the system.
Our implementation, RV-BIP, instrument atomic components this way (see Section 6).
Remark 3. In the transformation proposed in this section, one monitor is generated for the whole composite
component. An adaptation of this framework could consist in generating several monitors according to the
underlying architecture. Synchronization between the monitors would have to be defined.
24
Remark 4 (Genericity and connection with other runtime verification tools). The third stage of our transfor-
mation consists in transforming an existing abstract monitor into a BIP monitor mimicking its behavior. As
we indicated before, the abstract monitor can be obtained from various existing tools dedicated to monitor
synthesis. Another alternative, not developed here, is to use external monitor connected to the BIP monitor
using the possibility of calling external functions in BIP. Two placements of the monitor are possible accord-
ing to whether the monitor executes in the same memory space as the program (inline monitoring) or not
(outline monitoring). Inline monitoring is possible with a tool such as R-MOR [19] where the BIP monitor
directly queries a synthesized C monitor. Outline monitoring, using potentially any RV tool, remains also
possible through some form of communication initiated by some C code called by the monitor.
6 Implementation and Evaluation
6.1 RV-BIP: A tool for Runtime Verification of BIP systems
RV-BIP is a Java implementation (∼ 2500 LOC) of the transformations described in Section 5, and, is part
of the BIP distribution. RV-BIP takes as input a BIP system and an abstract monitor (an XML file) and then
outputs a new BIP system whose behavior is monitored. RV-BIP uses the following modules (see Fig. 5):
– Extraction: this module extracts the components and the corresponding variables used in the monitor.
It takes as input an abstract monitor and then outputs a list of components with their corresponding
variables,
– Atomic Transformation: this module instruments the atomic components selected from the extraction
module. It takes as input the output of the Extraction module and a BIP file containing the original BIP
system,
– Building Monitor: this module takes as input an abstract monitor and then outputs the corresponding
atomic component,
– Connections: this module constructs the new composite component whose behavior is monitored. It
takes as input the output from the Atomic Transformation and Building Monitor modules and then out-
puts a new composite component.
6.2 Case Study: a Robotic Application
We experimented RV-BIP on a robotic application modeled in BIP: Dala robot [20, 21]. The Dala robot is
a large and realistic interactive system. Dala is an infinite system (in terms of states and transitions) that
cannot be directly model-checked.
The functional level of the Dala robot consists of a set of modules. A module is composed of a set
of services corresponding to different tasks and a set of posters where the produced data is stored and
exchanged between different modules. In this section, due to the lack of space, we present a simplified
model of the modules with only the services related to two properties among those we runtime checked.
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Fig. 8. Two services involving the ordering specification
Simple execution order. Figure 8 shows a simplified model of Dala. It consists of 3 components: Proxy-
Interface, InitService and SetSpeedService. ProxyInterface communicates with the control layer using the
mailbox by executing the transition check. InitService is responsible for the initialization of the module and
SetSpeedService performs the main task of the module. According to the received request, Proxy triggers
either InitService or SetSpeedService. Each service has a status variable done: value 1 means that the cor-
responding task has been successfully executed. A service can be triggered through the port trigger, then it
executes its task by taking the transition start and finally it returns to the initial location by the transition
finish when the task is done. The execution order of some services is important. In this module, InitService
initializes the robot and should be successfully executed before SetSpeedService sets the speed parameter of
the robot. This requirement is formalized as “ϕ1 and ϕ2”, see Table 1.
Data freshness. In Dala, the modules communicate by a set of posters. Data generated by a module is written
in a poster that can be accessed by another module. The behavior of the robot might depend on this data,
therefore it is necessary that the data is up to date: the data read by a service of a module (called Reader )
must be fresh enough compared to the moment it has been written (by a service called Writer ). If t1 and
t2 respectively are the moments of reading and writing actions, then the difference between t2 and t1 must
be less than a specific duration δ, i.e., (t2 − t1) ≤ δ. In the model, the time counter is implemented by a
component Clock , and the tick transition occurs every second. This requirement is formalized as “ϕ3 and
ϕ4”, see Table 1.
Mutual exclusion. The services in robot Dala share the same set of posters. Different services must not
access and modify data in a poster at the same time. This is an important and critical property for the robot
to function correctly. We enforce this property by adding a constraint: a poster allows a writer to trigger
its writing process only if the poster is not occupied by any other writer. A variable concurrent is used to
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Table 1. Formalization of the requirements for the Dala robot
ϕ1 : (e1)
∗ , where,
e1 : (SetSpeedService.port == trigger ∧ ProxyInterface.port == exec)
⇒ (InitService.done == 1 )
ϕ2 : (e1 · e2)∗ , where,
e1 : InitService.port == finish
e2 : SetSpeedService.port == trigger
ϕ3 : (e1)
∗, where,
e1 : (Reader .port == read ∧ poster .port == read ∧ Clock .port == getTime)
⇒ (Clock .time − poster .wrtime ≤ 2 )
ϕ4 : (e1 · (ǫ+ e2 + e2 · e2) · e3)
∗, where,
e1 : Writer .port == write
e2 : Clock .port == tick
e3 : Reader .read == read
ϕ5 : (e1)
∗, where,
e1 : (poster .concurrent ≤ 1 )
ϕ6 :
[[
(¬e2 + ¬e3)
∗.e1.(¬e2 + ¬e3)
∗
]
.[
(¬e1 + ¬e3)
∗.e2.(¬e1 + ¬e3)
∗
]
.[
(¬e1 + ¬e2)
∗.e3.(¬e1 + ¬e2)
∗
]]∗
, where,
e1 : (Writer1 .port == write ∧ poster .port == write ∧ clck .port == getTime)
e2 : (Writer2 .port == write ∧ poster .port == write ∧ clck .port == getTime)
e3 : (Writer3 .port == write ∧ poster .port == write ∧ clck .port == getTime)
represent the number of writers that are accessing a poster. This variable is increased (or decreased) by one
when a writer starts (or finishes respectively) its writing process. The property is then checked by using this
variable: a write can use a poster only if the value of concurrent of the poster is 0 meaning that no other
writer is using the poster. This requirement is formalized as “ϕ5”, see Table 1.
Complex execution order. A more complex property on the execution order involves several writers: they
periodically write data to posters in a specific order. We considered this property on 3 writers: Writer1 ,
Writer2 and Writer3 . The writing order in every period must always be as follows: Writer1 writes to a
poster first, then Writer2 can write only when Writer1 finishes, Writer3 can write only when Writer2
finishes, and the same for the next periods. To do so, each writer is assigned a unique id that is passed to the
poster when it starts using the poster. This id is then used to determine the last writer that used the poster.
For example, when Writer2 wants to access a poster, it has to check whether the id stored in the poster
corresponds toWriter1 or not. This requirement is formalized as “ϕ6”, see Table 1.
Experiments. Table 2 reports results on checking the ordering and freshness properties of the Dala robot.
Ordering violated and Ordering guaranteed correspond to the model presented in Fig. 8 where the first one
might have the violation of the ordering specification whereas the second one always guarantees it. Likewise,
Data freshness violated and Data freshness guaranteed correspond to the model presented in Fig. 8 where
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Table 2. Results of monitoring the requirements Execution order and Data freshness
time-no-monitor specification optimized not-optimized
time (s) ovhd (%) time (s) ovhd (%)
Ordering violated 1.896
ϕ1 2.045 7.8 9.163 383.0
ϕ2 1.953 3.0 9.192 384.0
Ordering guaranteed 1.836
ϕ1 1.984 8.0 8.900 384.0
ϕ2 1.889 2.8 8.896 384.0
Data freshness violated 1.638
ϕ3 1.684 2.8 4.337 164.0
ϕ4 1.682 2.6 3.773 130.0
Data freshness guaranteed 1.634
ϕ3 1.678 2.6 4.383 168.0
ϕ4 1.690 3.4 3.782 131.0
Complex ordering violated 5.359 ϕ5 5.555 3.66 6.410 19.6
Complex ordering guaranteed 7.057 ϕ5 7.405 4.9 8.415 19.2
Mutual exclusion violated 5.299 ϕ6 5.540 4.5 6.402 20.81
Mutual exclusion guaranteed 7.024 ϕ6 7.366 4.86 8.405 19.66
the first one might have the violation of the freshness specification whereas the second always guarantees it.
In Table 2, the columns have the following meanings:
– the column time-no-monitor indicates the execution time without monitoring, the column specification
shows the monitored specification
– the column optimized reports the execution time and the overhead obtained with the monitor that inter-
acts only with the two components involved in the specification, and
– the column not-optimized reports the execution time and the overhead obtained with a monitor that
observes all components of the system (even the ones that are not involved in the specification).
The results substantiate our claim that if we monitor only components involved in the specification, us-
ing the abstraction technique defined in Section 4 and implemented in Section 5, the overhead is reduced
significantly.
7 Related Work
We propose to overview and compare work related to the approach proposed in this paper. We distinguish
three kinds of related approaches:
– static verification techniques (e.g., model-checking, static analysis) dedicated to component-based sys-
tems (Section 7.1);
– general-purpose runtime verification approaches dedicated to monolithic programs (Section 7.2);
– runtime verification approaches dedicated to component-based systems (Section 7.3).
7.1 Static/Design-time Verification of Component-Based Systems
With the growing demand of scalability and complexity for systems, it is even more important to use ver-
ification techniques to determine whether a designed system meets its requirements. Static formal verifica-
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tion [22–24] is based on mathematical techniques to prove or disprove the correctness of a design w.r.t. a
given formal specification. These techniques search for input patterns which lead to violations of the desired
properties and prove the correctness when such violations do not exist. Existing formal verification methods
for component-based systems are based on either static analysis or on model-checking.
Approaches based on static analysis consist in computing specific invariants in order to abstract the state
space. Although approaches based on static analysis are less sensitive to state explosion, they still suffer
from some limitations. First these techniques are rather limited in terms of the properties they can check:
they are mostly limited to safety properties and thus some interesting behavioral properties remain out of
the scope of these techniques. Moreover, since these approaches rely on abstraction and over approximation
of the state space, they usually yield several false positives.
Model-checking is based on an exhaustive exploration of the state space of the model obtained from the
operational semantics of the specification language. For large systems, this exploration leads to a very large
number of states (the well-known state explosion problem). Despite recent advances in model-checking,
the state-explosion problem is far from being solved and limit the use of these methods in component-
based systems where the state space tends to become huge due to the number of possible configurations and
interactions between components. Moreover, techniques based on compositional verification [25–27] (less
sensitive to state explosion) require to over-approximate the behavior of the unknown parts of the system -
as it can be the case in BIP when using external C functions.
A compositional verification method based on invariants for checking safety properties in component-
based systems is proposed in [28, 29]. The method over-approximates the set of reachable states using both
local invariants that characterize local constraints of atomic components and global constraints that are
induced by strong synchronization between components. Although the method has been successfully applied
to large-scale and complex systems, the use of invariants can deal only with safety properties and might
produce many false positive counter examples.
Another compositional approach is design-by-contract [30, 31] that considers a property provided by
a component as a contract between this component and its environment. A contract is expressed as a pair
consisting of an assumption (that the environment must satisfy) and a guarantee (the property satisfied by
each component). For instance [32] provides a method that searches an implementation model that satis-
fies a given contract. Although the experimental results are promising, it is not always possible to find an
implementation model that satisfies a given property. Moreover, the composition of contracts in concurrent
systems can be very expensive.
The limitations of static validation techniques led us to investigate the use of runtime verification as an
alternative and complementary technique to validate CBS.
7.2 Runtime Verification of Monolithic Programs (with mathematically-proven guarantees)
Contrarily to static-verification techniques which are exhaustive, runtime verification techniques generally
focus on a single execution of the system under scrutiny. While static verification techniques can produce
false-positives, runtime verification techniques can miss some property violations. However, runtime verifi-
cation techniques are complementary since they apply to deployed systems.
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Over more than a decade, the field of runtime verification has produced many frameworks dedicated
to the verification of the behavior of monolithic programs w.r.t. user-defined specifications. Many tools
have been proposed as implementations of runtime verification frameworks. One of the most successful
frameworks is Java-MOP (see [15] for an overview). Java-MOP can use input specifications written in
many formalisms (e.g., LTL, regular expressions, context-free grammars). Java-MOP generates an AspectJ
aspect that instruments the underlying program (using weaving) and embeds the (automatically generated)
monitor. Besides its generality, Java-MOP is also efficient as demonstrated by experimentation. A series of
tools and approaches are based on the (less efficient) paradigm of rewriting and focus on expressiveness
of the specification formalism. Some of the main efforts are Eagle [33], RuleR [33, 14], LogScope [34],
and TraceContract [35]. Eagle handles LTL formulae and uses progression [36]. RuleR is a more general
system where specifications are encoded as a set of rewrite rules. This confers RuleR the ability to handle
very expressive specifications. From an abstract point of view, LogScope is a variant of RuleR internally
using state-machines. TraceContract is an embedding of LogScope in the Scala programming language (as
an internal domain-specific language).
Other efforts include TraceMatches [37], JLO [38], and LARVA [39, 40]. TraceMatches extends AspectJ
by allowing to write regular expressions over pointcuts. JLO generates monitors from LTL formulae where
events are AspectJ pointcuts. Finally, LARVA monitors different specification formalisms such as Lustre
and duration calculus. LARVA translates specifications into the so called dynamic event timed automata and
then uses AspectJ to weave the monitor.
Runtime verification frameworks with mathematically-proven guarantees. Several runtime verification
frameworks provide mathematical guarantees on their specifics. Most of the frameworks prove the cor-
rectness of their monitor-synthesis algorithms, i.e., the verdict produced by the monitor on any trace follows
the semantics of the specification used to generate the monitor. Similarly, Rosu et al. [41] recently provided
proofs of the mathematical correctness of their algorithms for monitoring parametric specifications. Mon-
itoring parametric specifications involves additional algorithms to handle the data carried out in events. A
different kind of guarantee is provided by Barringer et al. in RuleR [14]: they proved the correctness of a
translation from LTL to RuleR specifications.
Comparison with our approach. There are several noteworthy differences between our approach and exist-
ing runtime verification techniques.
Our approach differs mainly because we do not target monolithic programs but component-based sys-
tems. Moreover, related approaches rely on aspect-oriented programming (AOP). For instance, Java-MOP
automatically generates the needed AspectJ aspect while RuleR expects the user to write an aspect. In all
cases, existing runtime verification frameworks use AOP to instrument the system (i.e., inserting code to
observe relevant events). Since the technology of AOP is not available for component-based systems, we
define our own instrumentation for BIP systems. In some sense, the proposed instrumentation mimics the
usual workflow adopted by most runtime verification frameworks. Indeed, we extract from the specification
the relevant events and variables that need to be observed and we directly add instrumentation code at rele-
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vant places in the system. Dealing with BIP system allows us to define a formal definition of the performed
instrumentation, contrarily to other frameworks using AspectJ.10
Compared to the existing approaches providing mathematical guarantees about their correctness, we
provide mathematically proven guarantees on the correctness of our instrumentation technique. In our ap-
proach, the monitor is considered to be an input. Previously described approaches remain compatible and
are complementary.
7.3 Runtime Verification of Component-Based Systems
Specification and runtime verification of the behavior of CBS have received less research attention. A first
series of approaches specify the behavior of components in terms of pre and post-conditions (e.g., with
JML) or assertions (e.g., using Eiffel). More recently and closer to our work is the LIME specification lan-
guage [42] that allows runtime monitoring of temporal properties for component interfaces. Components are
black boxes and LIME specifications define how components should interact with an external application
by describing a desired behavior on the calls and returns over the interface. Concurrently and independently,
Dormoy et al. proposed an approach to runtime check the correct reconfiguration of components at run-
time [43]. They propose to check configurations over a variant of RV-LTL where the usual notion of state
is replaced by the notion of component configuration. RV-LTL is a 4-valued variant of LTL dedicated to
runtime verification introduced in [3] and used in [4].
Comparison with our approach Compared to previous dynamic techniques, our approach offers several
advantages. First, we use the latest advances in runtime verification using an expressive 4-valued truth-
domain allowing our monitor to be generated using any monitor synthesis framework. Our RV framework
only uses information about the events used in the specification. Even though the monitors presented in this
paper are presented as regular properties11, the expressiveness of the BIP language confers our monitors
a potential to be Turing-complete. For instance, adding internal variables to the monitor can be done with
no particular difficulty. Moreover, compared to [42], our approach is not limited to monitoring component
interfaces. It is often the case that components come with an abstract behavioral model, i.e., components
are gray boxes instead of black boxes. Our monitoring framework supports the three kinds of approaches
(black, grey, and white). Furthermore, the specifications considered for BIP systems use locations spanning
over several components allowing the specification of global behaviors of the system in composition. Our
approach offers several advantages compared to Dormoy et al. [43]. First, our approach is not bound to
temporal logic since it only requires a monitor written as a finite-state machine. This state-machine can be
then generated by several already existing tools (e.g., Java-MOP) since it uses a generic format to express
monitors. Thus, existing monitor synthesis algorithms from various specification formalisms can be re-used,
up to a syntactic adaptation layer. Second, the instrumentation of the initial system and the addition of the
monitor is formally defined, contrarily to [43] where the process is only overviewed. Moreover, the whole
10 There are some approaches proposing a formal semantics of aspect-oriented programming, but these approaches work mainly
on abstract models of the underlying programming language. Moreover, to the best of our knowledge, no RV framework has
proposed a formalization of its instrumentation process.
11 Because we use as input a monitor specified as a finite-state machine.
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approach leverages the formal semantics of BIP allowing us to provide a formal proof of the correctness of
the proposed approach. All these features confers to our approach a higher-level of confidence.
8 Conclusion and Future Work
Conclusion. This paper introduces runtime verification as a complementary validation technique for
component-based systems written in the BIP framework. Our technique is based on a general and expressive
runtime verification framework with a 4-valued truth-domain. Our solution dynamically builds a minimal
abstraction of the current runtime state of the system so as to lower the overhead. Generating monitors di-
rectly as BIP components confers to our approach several advantages. First, thanks to the C code generator
of BIP, we are able to generate actual monitored C programs that can be directly deployed. Second, our
approach remains compatible with previously proposed runtime verification frameworks in two respects.
First, thanks to the generic format of the input abstract monitor, a light adaptation layer is needed to adapt
monitors generated by other existing tools. Second, using the possibility of calling external C code, our
BIP monitors can use external monitors as a service to evaluate the state of the current system. Another
advantage is that our approach can adapt to different level of modelling since it does not make any particular
hypothesis except the ability to observe the BIP events involved in the specification. A last advantage is that,
by targeting BIP systems, we can reuse several tools and research insights proposed by previous endeavors
on this topic (e.g., [29, 44, 8]). Our approach has been implemented in RV-BIP that smoothly integrate in
the existing BIP tool-set. Finally, experimental evaluations on a robotic application substantiate our claims
about the effectiveness of our instrumentation and the feasibility of our approach.
Some perspectives. Our aim with this article was to propose a first formal approach to runtime verification
of component-based systems. Runtime verification as a field has contributed to checking the correctness of
object-oriented programs. We believe that this first approach can serve as a headway towards transferring
the lessons learned and the frameworks developed to the new challenges that component-based systems re-
quire. More specifically, we propose some research perspectives. A first direction is to combine the recent
advances in RV that use static analysis (see e.g., [45]). In RV, using static analysis techniques may reduce
the overhead induced by a monitor by disabling unnecessary runtime checks. Also related to overhead re-
duction, a dynamic instrumentation technique [46], enabling the monitor to remove connectors when they
are not needed anymore, would reduce the overhead even more. Another possible direction is to extend
the proposed framework for runtime enforcement [47]. Runtime enforcement is an extension of RV aiming
at circumventing property violation and provides better confidence in system behaviors. A more practical
direction is to connect RV-BIP to the various existing monitor synthesis tools available within the RV com-
munity. Finally, given the recent advances in the multi-core and the Network on Chip technologies, we plan
to customize our transformations for generating distributed monitors rather than a centralized monitor. Then,
using the techniques presented in [44, 8], we plan to automatically generate correct and efficient distributed
implementations running on distributed platforms.
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A A Proof of Correctness of the Proposed Approach
In order to prove the correctness of our approach, we proceed according to the following stages:
1. Introducing a suitable abstraction of the system. In this abstraction, some data is discarded to focus only
on the behavior of the system (Section A.1).
2. Introducing some intermediate definitions and lemmas (Section A.2).
3. Proving that the initial system and the instrumented system are observationally equivalent by showing
a weak bi-simulation between them. This is the cornerstone of the correctness of our approach in the
sense that it demonstrates that our transformation preserves the initial behavior of the system up to some
actions of the monitor. This result is proved in Section A.3.
4. Proving that our transformation correctly transforms the initial system (Section A.4), using some inter-
mediate lemmas from previous stages.
In the following proofs, we will consider several mathematical objects in order to prove the correctness of
our framework:
– an abstract monitor A = (ΘA, θA
init
, Σ,−→A,B4, ver
A);
– a BIP monitorMA = (P,L, T,X, {gτ}τ∈T , {fτ}τ∈T ) generated form A, i.e.,M
A = BuildMon(A);
– a composite component B = π(Γ ({Bi}i∈[1,n])) along with its behavior C = (Q,A,−→);
– the instrumented composite component Bm = πm(Γm({Bmi }i∈[1,n] ∪ {M
A})) along with its behavior
Cm = (Qm, Am,−→m). B
m is obtained from B by following the procedure described in Section 5.
A.1 Abstracting Data
With the objective of simplifying the following proofs, we introduce an abstraction consisting in analyzing
the behavior of the involved components without considering some of the data. This abstraction is possible
as one can notice that our transformations modify the values of some newly introduced variables but preserve
the values of the variables that were present in the initial system.
Recall that a state of an atomic component is defined as a 3-tuple q = (l, v, p) where l ∈ L is the
control state, v ∈ [X → Data] is a valuation of the variables X of the atomic component, p ∈ P is the port
labelling the last executed transition. To simplify proofs, we introduce an abstraction that consists in omitting
the variables defined in the original atomic components. This abstraction is obtained by discarding some
functions and guards defined in the connectors and transitions. Moreover, a state of an atomic component
q = (l, v, p) for some l ∈ L, v ∈ [X → Data]) and p ∈ P reduces to the actual control state l in
the abstracted semantics. Consequently, a (global) state of B is a tuple consisting of the local states of its
constituent atomic components. That is, the behaviorC of the composite componentB = Γ ({B1, . . . , Bn})
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is a transition system (Q, γ,−→), where Q = Q1× . . .×Qn (with ∀i ∈ [1, n] : Qi = Bi.L) and −→ is the
least set of transitions satisfying the rule:
∃γ ∈ Γ : γ = (Pγ , t) ∃a ∈ I(γ) ∧ a = {pi}i∈I ∧ I ⊆ [1, n]
∀i ∈ I : qi
pi−→i q
′
i ∀i 6∈ I : qi = q
′
i
(q1, . . . , qn)
a
−→ (q′1, . . . , q
′
n)
Note that since data is abstracted, an interaction γ now consists of a set of ports Pγ and the function t
specifying the types of ports. The notion of execution (run) of composite components, in this abstracted
semantics, transposes easily from Definition 14 to abstract behaviors. Moreover, in the following, to lighten
notation, given a state q ∈ Q we do not make the distinction between [[q]] and q.
A.2 Preliminary Definitions and Lemmas
We recall and introduce some definitions and intermediate results on our transformations that will be used
when proving our central result in Section A.3.
Observational equivalence and bi-simulation. Let us recall the notion of observational equivalence of two
transition systems. It is based on the usual definition of weak bisimilarity [48], where β and β-transitions
are considered unobservable.
Definition 21 (Weak simulation). Given two transition systems S1 = (Q1, P1 ∪ {β},−→1) and S2 =
(Q2, P2 ∪ {β},−→2), the system S1 weakly simulates the system S2, if there is a relation R ⊆ Q1 × Q2
such that the two following conditions hold:
1. ∀(q, r) ∈ R, ∀a ∈ P : q
a
−→A q
′ =⇒ ∃r′ : (q′, r′) ∈ R ∧ r
β∗·a·β∗
−→ B r
′, and
2. ∀(q, r) ∈ R : q
β
−→A q
′ =⇒ ∃r′ : (q′, r′) ∈ R ∧ r
β∗
−→B r
′
Equation 1. says that if a state q simulates a state r and if it is possible to perform a from q to end in a state
q′, then there exists a state r′ simulated by q′ such that it is possible to go from r to r′ by performing some
unobservable actions, the action a, and then some unobservable actions. Equation 2. says that if a state q
simulates a state r and it is possible to perform an unobservable action from q to reach a state q′, then it is
possible to reach a state r′ by a sequence of unobservable actions such that q′ simulates r′.
In that case, we say that the relation R is a weak simulation over S1 and S2 or equivalently that the states of
S1 are similar to the states of S2. Similarly, a weak bi-simulation over S1 and S2 is a relation R such that R
and R−1
def
= {(q2, q1) | (q1, q2) ∈ R} are both weak simulations. In this latter case, we say that S1 and S2
are observationally equivalent and we write S1 ∼ S2.
System stability. We define now a notion of system stability. Intuitively, a system will be unstable when the
system has sent some event to the monitor and the monitor is currently processing this event. Below, we
exhibit some properties of our transformed system related to stability.
Following Definition 20, the set Am of interactions of Bm can be partitioned into (1) the set A of initial
interactions (present in the initial composite component), (2) the setA1 = I(Bm.γ1) of interactions used by
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the monitor to observe the behavior of the system, and (3) the set A2 = I(Bm.γ2) of internal interactions
of the monitor to move to the next state. We have Am = A ∪ A1 ∪ A2. Moreover, the pairwise intersection
of A, A1, A2 is empty. Observational equivalence considers that all interactions in A1 ∪ A2 are labelled by
unobservable events, denoted by β.
Definition 22 (Stable). Given a state qm = (qm1 , . . . , q
m
n , qmon) ∈ Q
m, the predicate is stable ∈ [Qm →
{true, false}] is defined as follows:
is stable(qm) iff ∀i ∈ [1, n] : qmi ∈ Bi.L.
A state of a composite component, consisting of an n-tuple of the state of some atomic components, is
stable if each of the n states of the atomic component belongs to the uninstrumented system. That is, the
constituting local states were not introduced by the transformation proposed in Definition 18.
We now introduce the notion of state stabilization. Stabilizing a state consists in either doing nothing if
this state is already stable or returning the next stable state reached by the system.
Definition 23 (State stabilization). Let qm = (qm1 , . . . , q
m
n , qmon) ∈ Q
m be a state, the function stable :
Qm → Q is defined as follows: stable(qm) = q, where q = (stable1(q
m
1 ), . . . , stablen(q
m
n )), where the
intermediate functions stablei ∈ [B
m
i .L→ Bi.L], for i ∈ [1, n], are defined as follows:
stablei(q
m
i ) =

q
m
i if q
m
i ∈ Bi.L
q′ otherwise, where ∃q : (q, pm, q
′) ∈ Bmi .T
Intermediate lemmas. We now propose some intermediate results characterizing the status of the global
system w.r.t. the notion of stable states and stabilization. The first lemma is a direct consequence of the
definition of the predicate is stable and the notion of stabilization.
Lemma 1. For a given state qm = (qm1 , . . . , q
m
n , qmon), we have is stable(q
m) ⇔ stable(qm) =
(qm1 , . . . , q
m
n ).
The following lemma states that when the system is in an unstable state, i.e., some constituting atomic
components have performed an instrumented transition, then the arriving state is such that the monitor can
perform a transition labelled by pm (and thus receive an environment from the components).
Lemma 2 (When the system is not stable the monitor waits for the system). For every state qm =
(qm1 , . . . , q
m
n , qmon) ∈ Q
m, the following property holds
¬is stable(qm)⇒ qmon
pm
−→MA
where −→MA is the transition relation of the monitor and p
m is the port used by components to communi-
cate with the monitor (see Definition 18).
Proof. We distinguish two cases according to whether qm is the initial state of the system or not. First, if
qm is the initial state of the system, then from Definition 19 we have qmon
pm
−→MA . Second, if q
m is not the
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initial state of the system, let q′m = (q′m1 , . . . , q
′m
n , q
′
mon) be its predecessor and a be the interaction leading
to qm, that is q′m
a
−→m q
m. The interaction a belongs either to A, A1, or A2 (where {A,A1, A2} is the
partition of the interactions of the instrumented components as defined in the paragraph system stability):
– If a ∈ A, then the state of the monitor at state q′m is equal to the state of the monitor at state qm. Indeed,
the interactions in I(Bm.γ) consist only of the ports of the atomic components {Bi | i ∈ [1, n]}.
Since the interaction defined by I(Bm.γ2) has more priority than the interactions in I(B
m.γ), then
necessarily in the current local state qmon of the monitor, it is not possible to fire a transition with pintern
(i.e., qmon
MA.pintern
6−→ MA). Otherwise the interaction {pintern} would be executed since the interaction
defined by I(Bm.γ2) consists only of the portM
A.pintern , such an interaction has more priority than any
other existing interaction in the system, and such an interaction would be enabled because of readiness.
– If a ∈ A1, then a ⊆
⋃n
i=1{B
m
i .p
m}. Using Definition 18 with maximal progress (Definition 9) ensures
that from the local states qmi , the port p
m is not enabled for all i ∈ [1, n]. Hence, we have ∀i ∈ [1, n] :
qmi ∈ Bi.L, that is, is stable(q
m).
– If a ∈ A2, then q′mon
pintern
−→ MA . Thus, the fact that qmon
pm
−→MA follows directly from Definition 19.
Lemma 3 (After an unstable state the system stabilizes). Given a run q0 · q1 · · · qs of Bm such that
qi
ai−→m q
i+1 holds for all i ∈ [0, s− 1], we have:
∀i ∈ [0, s− 1] : ¬is stable(qi)⇒ is stable(qi+1)
Proof. Let us consider qi = (qi1, . . . , q
i
n, qmon) a non stable state (i.e., ¬is stable(q
i)) of the run with
i ∈ [0, s − 1] (hence qi is not the last state12). Let qi+1 = (qi+11 , . . . , q
i+1
n , q
′
mon) be the successor state
of qi in the run. Lemma 2 guarantees that the monitor is able to perform a transition labelled by pm in q
i,
that is qmon
pm
−→MA . Let us consider Qu = {q
i
j | q
i
j /∈ Bj .L} be the set of locally unstable states. As
qi is not stable, Qu is not empty. The set of possible interactions is the set of subsets of {B
m
j .p
m | qij ∈
Qu} ∪ {M
A.pm}. Indeed, observe that first, these interactions have more priority than the interactions in
I(Bm.γ), and second that the monitor is ready qmon
pm
−→MA (it is not possible to execute any interaction in
I(Bm.γ2)). Moreover, maximal progress (Definition 9) guarantees that the executed interaction is {B
m
j .p
m |
qmj ∈ Qu} ∪ {M
A.pm}. In turn, Definition 18 ensures that from all local states qi+1j , j ∈ [1, n], the port p
m
is not enabled. Thus, we have is stable(qi+1).
A.3 Observational Equivalence between the Original and Transformed BIP Models
We are now ready to state and prove our central result.
Proposition 1. The non-instrumented system is bi-similar to the instrumented system where interactions
with the monitor and internal interactions of the monitor are considered to be unobservable actions, that is:
Bm ∼ B.
12 Otherwise the lemma holds vacuously.
36
Proof. Following Section A.2, we need to exhibit a relation R between the set of states Qm of Bm and the
set of states Q of B. We define R
def
= {(qm, q) | qm ∈ Bm ∧ stable(qm) = q}. We shall prove the three next
assertions to establish that R is a weak bi-simulation:
(i) ∀(qm, q) ∈ R : qm
β
−→m r
m =⇒ (rm, q) ∈ R.
(ii) ∀(qm, q) ∈ R : qm
a
−→m r
m =⇒ ∃r ∈ Q : q
a
−→ r ∧ (rm, r) ∈ R.
(iii) ∀(qm, q) ∈ R : q
a
−→ r ⇒ ∃rm ∈ Qm : qm
β∗a
−→m r
m ∧ (rm, r) ∈ R.
Proof of (i):
Let us suppose that qm
β
−→m r
m, we have two cases according to the partition of interactions proposed in
Section A.2:
– Case β ∈ A1. Then β ⊆
⋃n
i=1{B
m
i .p
m}. Let qm = (qm1 , . . . , q
m
n , qmon) and r
m = (rm1 , . . . , r
m
n , rmon).
Because (qm, q) ∈ R, we have q = stable(qm) = (stable1(q
m
1 ), . . . , stablen(q
m
n )). We distinguish two
sub-cases according to whether qmi is stable or not.
• Let us suppose that qmi is a stable state, then we have stablei(q
m
i ) = q
m
i . From the local state q
m
i of
the atomic componentBi, portB
m
i .p
m is not enabled, hence after executing an interaction consisting
only of ports pm the local state qmi does not change, that is q
m
i = r
m
i and stablei(r
m
i ) = stablei(q
m
i ).
• Let us suppose qmi is not a stable state, then ∃q
′ ∈ Qmi : stablei(q
m
i ) = q
′ 6= qmi . From the local
state qmi , the port B
m
i .p
m is enabled. Moreover, after executing the interaction β, the local state qmi
becomes rmi , where r
m
i = stablei(q
m
i ) = q
′ (because of maximal progress, see Definition 9), and
rmi ∈ Bi.L (see Definition 18), that is stablei(r
m
i ) = r
m
i = stablei(q
m
i ). Therefore, stable(r
m) =
(stable1(q
m
1 ), . . . , stablen(q
m
n )) = stable(q
m) = q, thus (rm, q) ∈ R.
– Case β ∈ A2, that is β = {MA.pintern}. Hence, after executing β none of the local states
qmi for i ∈ [1, n] change (that is, r
m
i = q
m
i for i ∈ [1, n]). Therefore, stable(r
m) =
(stable1(q
m
1 ), . . . , stablen(q
m
n )) = stable(q
m) = q, thus (rm, q) ∈ R.
Proof of (ii):
Suppose that qm
a
−→m r
m. Then stable(qm) = qm, that is, is stable(qm). Let qm = (qm1 , . . . , q
m
n , qmon)
and q = (qm1 , . . . , q
m
n ), from state q interaction a is possible. Let r be the next state after executing a, that is
q
a
−→ r. We distinguish two cases according to whether rm is stable or not:
– If is stable(rm), then r = (rm1 , . . . , r
m
n ) where r
m = (rm1 , . . . , r
m
n , rmon) (Definition 18). Hence,
stable(rm) = (stable1(r
m
1 ), . . . , stablen(r
m
n )) = (r
m
1 , . . . , r
m
n ) = r, that is (r
m, r) ∈ R.
– If ¬is stable(rm), let sm be the next state in the run after rm, that is rm
β
−→m s
m. Lemma 3 ensures
that sm is stable (is stable(sm)), hence the interaction β is such that β ⊆ ∪ni=1{B
m
i .p
m}. As sm is
stable, then stable(sm) = (sm1 , . . . , s
m
n ) (Lemma 1), where s
m = (sm1 , . . . , s
m
n , smon). Moreover, since
β ⊆ ∪ni=1{B
m
i .p
m}, then stable(rm) = (sm1 , . . . , s
m
n ). Definition 18 ensures that r = (s
m
1 , . . . , s
m
n ).
That is, stable(rm) = r, thus (rm, r) ∈ R.
Proof of (iii):
Suppose that q
a
−→ r. Let qm = (qm1 , . . . , q
m
n , qmon), where stable(q
m) = (q1, . . . , qn). We have two cases:
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– If is stable(qm), then qm
a
−→m r
m and (rm, r) ∈ R. In this case, we can conduct the same reasoning
followed for the case (ii), and consider two cases for rm.
– If ¬is stable(qm), let q′m be the next state after q′m (qm
β
−→m q
′m). Lemma 3 ensures that q′m is stable
(is stable(q′m)). Hence, q′m = (q1, . . . , qn, q
′
mon), that is q
′m a−→m r
m and (rm, r) ∈ R. In this case,
we can conduct the same reasoning followed for the case (ii), and consider two cases for rm.
A.4 Correctness of our Approach
The correctness of our approach is supported by two arguments.
First, the instrumented system is observationally equivalent to the non-instrumented system where the
actions used to monitor the system are considered unobservable (Proposition 1). It is a standard assumption
in runtime verification frameworks for monolithic programs to assume that the instrumentation code does not
take part in the semantics of the monitored program. Thus the behavior of a monitored monolithic program
that is considered to be relevant is built by considering the original actions (present before instrumentation)
to be observable, and, the behavior generated by the instrumentation code plus the code of the monitor to
be unobservable. Our instrumentation thus ensures that if the initial system produces an execution, then the
same execution will be produced in the instrumented system, up to the actions needed to monitor the system.
The second argument is the correctness of the verdicts produced by the monitor. This is ensured by the
freshness of the data received by the monitor, and, the fact that the monitor always receives the necessary
information. Indeed, if the state of the system is modified in such a way that it influences the truth-value of
the monitored property, it means that at least one atomic proposition of one event in the specification has
possibly changed. Then, according to the definition of the function c v, the new values of the involved ele-
ments in the specification are transmitted to the monitor. Lemma 2 and the priorities given to the interactions
of the monitor ensures that the system cannot move before the monitor has finished to treat the new state
and has produced a verdict.
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